您的位置:技术中心首页 > 电路基础 >> CMOS反向器版图

CMOS反向器版图 (1)

作者:未知   时间:2005-12-19 12:14:17  来自:网上转载  浏览次数:3133  文字大小:【】【】【
  • Starting up

Design Idea


To draw the mask layout of a circuit, two main items are necessary at the beginning:

  1. A circuit schematic
  2. A signal flow diagram

1. Circuit schematic

Any physical layout will actually correspond to a circuit schematic. It is important that the schematic of a functionally correct circuit is present and the layout is drawn according to the schematic (and not the other way around).

 

The schematic will the contain exact connection diagram and individual device properties. Two example inverter schematics can be seen below. While both schematics are identical, the one on the right is drawn in a way to resemble the final layout.

 

Circuit Schematic

In this example the NMOS transistor and the PMOS transistor have identical dimensions W=1.2u and L=0.6u

2. Signal flow diagram

A layout can be drawn in a number of different ways. The most important factor determining the actual layout is the signal flow. The layout will almost in all cases be a part of a larger structure or the basic building element of an array of identical blocks.

 

In modern fabrication technologies, more than one physical layer can be used to transfer signals. For example with the fabrication technology used throughout this manual, a total of 4 layers (poly, Metal-1, Metal-2, Metal-3) can be used. The general flow of the signal connections as well as their layers need to be pre-determined. The following is an sample flow diagram used for the example layout:

Signal Flow Diagram

In this flow diagram, it has been decided that all signals are on the same layer (blue, Metal-1) and that all signals will travel horizontally. Note that the signal flow diagram is just a concept that you can visualize for a particular circuit, or a simple scetch that you can scribble on the back of an envelope. The actual mask layout will roughly follow this concept.

Create Layout Cellview


 

We will assume, that you have logged on and started Cadence Design Tools, and that you already have created a design library for yourself. Please refer to Starting Cadence Section if you have not done so.

1. From the Library Manager, choose File then New and then Cellview
( File --> New --> Cellview )

menu

2. Enter cellname and choose layout cellview

A dialog box will appear prompting you for the design library, cellname and cellview. Make sure that the library name corresponds to your design library, choose a name for your cell and choose Virtuoso as the design tool. The cellview will be selected as layout.

menu

Virtuoso and LSW


Two design windows will pop-up after you have entered the design name.

 

LSW Virtuoso

 

LSW

The Layer Selection Window (LSW), lets the user select different layers of the mask layout. Virtuoso will always use the layer selected in the LSW for editing. The LSW can also be used to determine which layers will be visible and which layers will be selectable. To select a layer, simply click on the desired layer within the LSW.

Virtuoso

Virtuoso is the main layout editor of Cadence design tools. There is a small button bar on the left side of the editor. Commonly used functions can be accessed by pressing these buttons. There is an information line at the top of the window. This information line, (from left to right) contains the X and Y coordinates of the cursor, number of selected objects, the travelled distance in X and Y, the total distance and the command currently in use. This information can be very handy while editing. At the bottom of the window, another line shows what function the mouse buttons have at any given moment. Note that these functions will change according tto the command you are currently executing.

Most of the commands in Virtuoso will start a mode, the default mode is selection, as long as you do not choose a new mode you will remain in that mode. To quit from any mode and return to the default selection mode, the "ESC" key can be used.

[1] [2] [3] [4] [5]
责任编辑:5life

更多相关 CMOS inverter layout 版图 的文章

CMOS中的全加器 [2007-06-21]
Virtuso Layout Editor 快捷键归纳 [2006-03-19]
TTL和CMOS电平总结 [2006-02-22]
认识IC Layout [2005-12-21]
Fuse-模拟layout之艺术 [2005-12-21]
CMOS工艺流程 [2005-12-21]
图解CMOS制作 [2005-12-21]
Layout布局经验总结 [2005-12-18]
本文共有0条评论,现在显示最新的5条。

栏目导航

电路基础
硬件语言
逻辑验证
电路综合
后端设计
可测设计
基本逻辑
制造工艺
书籍精选
说文解字
工具学习
数字滤波
趣闻逸事
数字锁相
设计杂项
低耗设计

站点最新

更多相关链接

  上拉电阻下拉电阻的总结
  场效应管与三极管的性能比较
  TTL电路
  TTL和CMOS电平总结
  状态机性能考察
  使用Verilog实现基于FPG...
  芯片设计中的IP技术
  认识IC Layout
  基本数字逻辑单元
  CMOS反向器版图

栏目最新

更多相关链接

  上拉电阻下拉电阻的总结
  场效应管与三极管的性能比较
  TTL电路
  TTL和CMOS电平总结
  状态机性能考察
  使用Verilog实现基于FPG...
  芯片设计中的IP技术
  认识IC Layout
  基本数字逻辑单元
  CMOS反向器版图

热点文章

更多相关链接